Mentor Graphics ModelSim SE 是业界最优秀的HDL语言仿真器，它提供最友好的调试环境，是唯一的单内核支持VHDL和Verilog混合仿真的仿真器。是作FPGA/ASIC设计的RTL级和门级电路仿真的首选，它采用直接优化的编译技术、Tcl/Tk技术、和单一内核仿真技术，编译仿真速度快，编译的代码与平台无关，便于保护IP核，个性化的图形界面和用户接口，为用户加快调错提供强有力的手段。全面支持VHDL和Verilog语言的IEEE 标准，支持C/C++功能调用和调试.
Mentor, a Siemens business, is pleased to announce the availability of ModelSim 2019.2, is unified debug and simulation environment gives today’s FPGA designers advanced capabilities in a productive work environment.
Modelsim HDL simulator provides FPGA customers with and easy cost-effective way to speed up FPGA development, lab bring up and test. Many FPGA designers go to the lab before adequately vetting their design. This means weeks or even months of inefficient debugging time in the lab. Testing in the lab has limited visibility of the signals in design. It can take 8 hours to do a place and route just instrument additional signals or make a small bug fix. With simulation the debug loop is much faster and there is complete visibility into the signals in the design. Simulation enables a much higher quality FPGA design before entering the lab allowing time spent during lab debug much more productive and focused.
In addition to supporting standard HDLs, ModelSim increases design quality and debug productivity. ModelSim’s award-winning Single Kernel Simulator (SKS) technology enables transparent mixing of VHDL and Verilog in one design. Its architecture allows platform-independent compile with the outstanding performance of native compiled code.
The graphical user interface is powerful, consistent, and intuitive. All windows update automatically following activity in any other window. For example, selecting a design region in the Structure window automatically updates the Source, Signals, Process, and Variables windows. You can edit, recompile, and re-simulate without leaving the ModelSim environment. All user interface operations can be scripted and simulations can run in batch or interactive modes. ModelSim simulates behavioral, RTL, and gate-level code, including VHDL VITAL and Verilog gate libraries, with timing provided by the Standard Delay Format (SDF).
Product: Mentor Graphics ModelSim
Version: SE 2019.2
Supported Architectures: x64
Website Home Page : http://www.mentor.com
Language: english
System Requirements: PC *
Supported Operating Systems: *
Size: 872.6 mb
Password/解压密码-0daydown
Download rapidgator
https://rg.to/file/b76241dadcb2c8678c358ee2b17bf550/RtoGraMoSi194e.rar.html
Download nitroflare
https://nitroflare.com/view/19F778CDC158FEA/RtoGraMoSi194e.rar
Download 百度云
你是VIP 1个月(1 month)赞助会员，