最新消息:请大家多多支持

Advanced VHDL for Verification

其他教程 dsgsd 150浏览 0评论

MP4 | Video: h264, 1280×720 | Audio: AAC, 44100 Hz
Language: English | Size: 936 MB | Duration: 4h 25m

What you’ll learn
Advanced VHDL for verification, including TextIO, configurations, generics, records, BFM, multi-dimensional arrays, and access types.
Requirements
Experience in VHDL RTL design. Introduction to VHDL course completion recommended.
Description
The advanced VHDL course includes advanced RTL features as well as verification behavioral capabilities :

– VHDL Configurations

– VHDL Arrays

– Modeling memories in VHDL, creating inferred memories in RTL

– Modeling and inferring FIFOs in VHDL

– VHDL Signal Hierarchy

– VHDL Generics , Records, and Alias

– VHDL File I/O , and TextIO

– Creating pseudo-code for simulations

– Developing VHDL Bus Functional Models

Who this course is for:
VHDL RTL or Verification engineers who want to use the VHDL language to improve verification.


Password/解压密码0daydown

Download rapidgator
https://rg.to/file/8c5b0c427f2ae48bc7d414484b35d2e3/Advanced_VHDL_for_Verification.part1.rar.html
https://rg.to/file/417cbf0df0cb6a43056806970c9def24/Advanced_VHDL_for_Verification.part2.rar.html

Download nitroflare
https://nitroflare.com/view/75AA612D6369433/Advanced_VHDL_for_Verification.part1.rar
https://nitroflare.com/view/A3198C206C8DB07/Advanced_VHDL_for_Verification.part2.rar

资源下载此资源仅限VIP下载,请先

转载请注明:0daytown » Advanced VHDL for Verification

您必须 登录 才能发表评论!